Triton/1: A Massively-Parallel Mixed-Mode . . .
ثبت نشده
چکیده
منابع مشابه
Triton / 1 : A Massively - Parallel Mixed - Mode ComputerDesigned to Support High Level
We present the architecture of Triton/1, a scalable, mixed-mode (SIMD/MIMD) parallel computer. The novel features of Triton/1 are: Support for high-level, machine-independent programming languages; Fast SIMD/MIMD mode switching; Special hardware for barrier synchronization of multiple process groups; A self-routing, deadlock free perfect shuue interconnect with latency hiding. The architecture ...
متن کاملTriton A Massively Parallel Mixed Mode Computer Designed to Support High Level Languages
We present the architecture of Triton a scalable mixed mode SIMD MIMD parallel computer The novel features of Triton are Support for high level machine independent pro gramming languages Fast SIMD MIMD mode switching Special hardware for barrier synchronization of multiple process groups A self routing dead lock free perfect shu e inter connect with latency hiding The architecture is the outcom...
متن کاملProject Triton: towards Improved Programmability of Parallel Computers Compilation Techniques. Triton/1 Parallel Architecture
This paper appeard in: The main objective of Project Triton is adequate programmability of massively parallel computers. This goal can be achieved by tightly coupling the design of programming languages and parallel hardware. The approach taken in the Project Triton is to let high-level, machine independent parallel programming languages drive the design of parallel hardware. This approach perm...
متن کاملA Massively Parallel Face Recognition System
We present methods for processing the LBPs (local binary patterns) with a massively parallel hardware, especially with CNN-UM (cellular nonlinear network-universal machine). In particular, we present a framework for implementing a massively parallel face recognition system, including a dedicated highly accurate algorithm suitable for various types of platforms (e.g., CNN-UM and digital FPGA). W...
متن کاملEmbedded Dynamic Memory and Charge-Mode Logic for Parallel Array Processing
We present a mixed-signal distributed VLSI architecture for massively parallel array processing, with fine-grain embedded memory. The three-transistor processing element in the array combines a charge injection device (CID) binary multiplier and analog accumulator with embedded dynamic random-access memory (DRAM). A prototype 512 128 vector-matrix multiplier on a single 3 mm 3 mm chip fabricate...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1993